Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
751	A Novel Paradigm of Parallel Computation and its Use to Implement Simple High-Performance Hardware R. W. Hartenstein, A. G. Hirschbiel, K. Schmidt, M. Weber Universitaet Kaiserslautern, F.B. Informatik, Bau 12, Postfach Add to Reading List Source URL: xputer.de Language: English - Date: 2013-11-13 04:15:54 Parallel computing Cache Instruction set Computer Digital signal processor Electronic engineering Computer engineering Central processing unit Electronics Digital signal processing
752	R.W. Hartenstein, A.G. Hirschbiel, M. Riedmuller, K. Schmidt, M.Weber: A High Performance Machine Paradigm Based on Auto-Sequencing Data Memory; HICSS-24, Hawaii Int. Conference on System Sciences, Koloa Hawaii, 1991 A Add to Reading List Source URL: xputer.de Language: English - Date: 2012-03-17 07:18:56 Computer hardware Parallel computing Cache Systolic array Instruction set Microcode Computer Computer architecture Central processing unit Computing
753	The Machine Paradigm of Xputers: and its Application to Digital Signal Processing Acceleration by R. W. Hartenstein, A. G. Hirschbiel, M. Weber Universitaet Kaiserslautern, Postfach 3049, D[removed]Kaiserslautern, F. R. G Add to Reading List Source URL: hartenstein.de Language: English - Date: 2012-03-11 14:44:30 Computer engineering Microprocessors Cache Parallel computing Microarchitecture Computer Instruction set Stream processing Computer architecture Computer hardware Central processing unit
754	Parallel Thread Execution ISA Add to Reading List Source URL: docs.nvidia.com Language: English - Date: 2014-04-15 16:20:32 Instruction set architectures Nvidia Parallel Thread Execution Instruction set SIMD Processor register X86 assembly language DEC Alpha Computer architecture Computing Central processing unit
755	R.W. Hartenstein, A.G. Hirschbiel, M. Riedmuller, K. Schmidt, M.Weber: A High Performance Machine Paradigm Based on Auto-Sequencing Data Memory; HICSS-24, Hawaii Int. Conference on System Sciences, Koloa Hawaii, 1991 A Add to Reading List Source URL: hartenstein.de Language: English - Date: 2012-03-09 12:41:54 Computer hardware Parallel computing Cache Systolic array Instruction set Microcode Computer Computer architecture Central processing unit Computing
756	Mergers Intel/McAfee (1) by Jocelyn Guitton, Adrian Lübbert, Isabelle Neale-Besson and Jérôme Vidal (2) (Unit C5) 1. Introduction Add to Reading List Source URL: ec.europa.eu Language: English - Date: 2012-05-23 05:41:56 IBM PC compatibles Instruction set architectures Intel McAfee Advanced Micro Devices Chipset X86 Trend Micro Central processing unit Computer hardware Computing Computer architecture
757	A Reconfigurable Multiprocessor Architecture... Page 1 A Reconfigurable Multiprocessor Architecture and its Arithmetic Performance Add to Reading List Source URL: kwiniec.0catch.com Language: English - Date: 2001-12-16 00:05:46 Computer hardware Parallel computing Classes of computers Microcode Instruction set SIMD Floating point Computer architecture Computing Central processing unit
758	The Computer as von Neumann Planned It M. D. Godfrey* D. F. Hendry Address for correspondence: Michael D. Godfrey Add to Reading List Source URL: www.fh-jena.de Language: English - Date: 2007-10-15 12:28:52** Central processing unit EDVAC Von Neumann architecture John von Neumann Automatic Computing Engine Computer IAS machine Instruction set Program counter Computer hardware Computing Computer architecture
759	Intelligent Trace Analyses for Cortex-M3/M4 Troubleshooting, performance tuning and codecoverage - all of these can be performed quickly and precisely on an embedded system if the adequate trace analysis is provided. In Add to Reading List Source URL: www.lauterbach.com Language: English - Date: 2012-02-20 05:20:56 Profiling Software optimization Instruction set Computing Microcontrollers ARM architecture Computer architecture Central processing unit Computer hardware
760	Design and Evaluation of a RISC Processor with a Tomasulo Scheduler Diplomarbeit Lehrstuhl f¨ur Rechnerarchitektur Add to Reading List Source URL: www.kroening.com Language: English - Date: 2014-05-11 10:55:21 Classes of computers Algorithms Tomasulo algorithm DLX Out-of-order execution Central processing unit Reduced instruction set computing MIPS architecture Instruction pipeline Computer architecture Computing Instruction set architectures

UPDATE